

# N-channel 60 V, 0.021 Ω typ., 8 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 3.3x3.3 package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub> R <sub>DS(on)</sub> max		I <sub>D</sub>
STL8N6F7	60 V	0.025 Ω	8 A

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

## **Applications**

Switching applications

## **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packing	
STL8N6F7	8N6F7	PowerFLAT™ 3.3x3.3	Tape and reel	

Contents STL8N6F7

## **Contents**

1	<b>Electrica</b>	ıl ratings	3
2	Electrica	l characteristics	4
3	Test circ	uits	6
4	Package	information	7
	•	PowerFLAT 3.3x3.3 package information	
5	Revision	history	11

STL8N6F7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	60	٧
$V_{GS}$	Gate-source voltage	± 20	<b>V</b>
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	36	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	22	Α
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	144	Α
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	8	Α
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	5	Α
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	32	Α
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	60	W
P <sub>TOT</sub> <sup>(3)</sup>	Total dissipation at T <sub>pcb</sub> = 25 °C	3	W
T <sub>stg</sub>	Storage temperature	55 to 150	°C
T <sub>j</sub>	Operating junction temperature -55 to 150		ر

### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max.	42.8	°C/W
R <sub>thj-case</sub>	Thermal resistance junction-case max.	2.1	°C/W

#### Notes:

 $<sup>\</sup>ensuremath{^{(1)}} This value is rated according to <math display="inline">R_{thj\text{-c}}.$ 

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>\</sup>ensuremath{^{(3)}}$  This value is rated according to  $R_{\ensuremath{\text{thj-pcb}}}.$ 

 $<sup>^{(1)}</sup>$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec.

Electrical characteristics STL8N6F7

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	60			٧
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 60 V			1	μΑ
I <sub>GSS</sub>	Gate-body leakage current	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4 A		0.021	0.025	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni t
C <sub>iss</sub>	Input capacitance		ı	450	1	pF
C <sub>oss</sub>	Output capacitance	capacitance $V_{DS} = 25 \text{ V}, \text{ f} = 1 \text{ MHz}, $ $V_{GS} = 0 \text{ V}$		210	1	pF
$C_{rss}$	Reverse transfer capacitance	V <sub>GS</sub> – U V	-	22	ı	pF
Qg	Total gate charge	$V_{DD} = 48 \text{ V}, I_D = 8 \text{ A},$	i	8	-	nC
$Q_{gs}$	Gate-source charge V <sub>GS</sub> = 10 V		-	TBD	ı	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 3: "Test circuit for gate charge behavior")	-	TBD	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni t
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 4 A,	ı	TBD	1	ns
t <sub>r</sub>	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	TBD	ı	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 2: "Test circuit for	-	TBD	-	ns
t <sub>f</sub>	Fall time	resistive load switching times")	-	TBD	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 8 A, V <sub>GS</sub> = 0 V	i		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>D</sub> = 8 A, di/dt = 100 A/μs	i	TBD		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 48 V	-	TBD		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 4: "Test circuit for inductive load switching and diode recovery times")	-	TBD		Α

### Notes:

 $<sup>^{(1)}\</sup>text{Pulsed:}$  pulse duration = 300  $\mu\text{s,}$  duty cycle 1.5%

**Test circuits** STL8N6F7

#### 3 **Test circuits**




Figure 3: Test circuit for gate charge behavior ⊥ 100 nF I<sub>G</sub>= CONST 100 Ω 2.7 kΩ - <del>1</del> 47 kΩ

Figure 4: Test circuit for inductive load switching and diode recovery times




Figure 5: Unclamped inductive load test circuit




Figure 6: Unclamped inductive waveform





Figure 7: Switching time waveform



STL8N6F7 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 PowerFLAT 3.3x3.3 package information

Figure 8: PowerFLAT™ 3.3x3.3 package outline





Table 8: PowerFLAT™ 3.3x3.3 package mechanical data

		mm	
Dim.	Min.	Тур.	Max.
A	0.70	0.80	0.90
b	0.25	0.30	0.39
С	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
е	0.55	0.65	0.75
Е	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
Н	0.25	0.40	0.55
K	0.65	0.75	0.85
L	030	0.45	0.60
L1	0.05	0.15	0.25
L2			0.5
θ	8°	10°	12°

Figure 9: PowerFLAT™ 3.3x3.3 recommended footprint



STL8N6F7 Revision history

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
27-Aug-2015	1	First release.

### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved